

What is claimed is:

Sub A1
1. A messaging mechanism for inter-processor communication comprising:

5 a shared service processor providing a single point of contact for a user interfacing with at least one line processor, the shared processor in electrical communication with shared memory including mailboxes operable to enable communication between the at least one line processor and the service

10 processor; wherein

the service processor is operable to selectively deliver commands to a respective mailbox of a selected one of said at least one line processor, and

the service processor selectively operable to issue a system management interrupt to any or all of the at least one line processors, the interrupt signalling to the at least one line processor to access a respective mailbox in the shared memory.

2. The messaging mechanism of claim 1, wherein the line processor receiving the system management interrupt will access the command delivered to a respective mailbox, interpret the command and deliver the appropriate response to the mailbox.

PubAI
3. The messaging mechanism of claim 2, wherein the line processor is operable to assert its system management interrupt line to the service processor after delivering the appropriate response to the mailbox.

5

4. The messaging mechanism of claim 1, wherein said shared service processor further is electrically interconnected to nonvolatile memory for storing initialization and/or boot information for the service processor and at least one line processor.

10

5. The messaging mechanism of claim 1 wherein the at least one line processor is operable to conserve backplane bandwidth by selectively consolidating selected tasks onto the service processor to reduce the number of accesses to the backplane.

15

6. A method for inter-processor communication messaging comprising the steps of:

providing a shared processor serving as a single point of contact for a user interfacing with at least one line processor,

20

providing mailboxes for each of the at least one line processors at shared processor enabling communication between the at least one line processor and the shared processor;

add A1
selectively delivering commands from the shared processor to
a respective mailbox of a selected one of said at least one line
processor, and

selectively issuing a system management interrupt from the
5 shared processor to any or all of the at least one line
processors, the interrupt signalling to the at least one line
processor to access a respective mailbox in the shared memory.

7. The messaging method of claim 6, further comprising the step
10 of:

causing the at least one line processor to access, in
response to a system management interrupt, a respective mailbox,
interpret the command and deliver the appropriate response to the
mailbox.

8. The messaging mechanism of claim 7, further comprising the
step of:

delivering a response to the respective mailbox;

causing the at least one line processor to assert its system
20 management interrupt line to the shared processor to indicate
that said response has been delivered.

add A2